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SINGLE SUBSTRATE CAMERA DEVICE 
WITH CMOS IMAGE SENSOR 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application is a divisional of U.S. application Ser. 
No. 091120,856, filed Jul. 21, 1998, now U.S. Pat. No. 
6,549,235; which is a continuation of U.S. application Ser. 
No. 081789,608, filed Jan. 24, 1997, now U.S. Pat. No. 
5,841,126; which claims the benefit of U.S. provisional 
application Ser. No. 601010,678, filed Jan. 26, 1996 and is a 
continuation-in-part of U.S. application Ser. No. 081558, 
521, filed Nov. 16, 1995; which is a continuation of U.S. 
application Ser. No. 081188,032, filed Jan. 28, 1994, now 
U.S. Pat. No. 5,471,515. The disclosure of the prior appli- 
cations is considered part of (and is incorporated by refer- 
ence in) the disclosure of this application. 
ORIGIN 
The invention described herein was made in performance 
of work under NASA contract and is subject to the provi- 
sions of Public Law 96-517 (35 USC 202) in which the 
contractor has elected to retain title. 
FIELD OF THE INVENTION 
The present invention relates to a single chip imaging 
sensor. 
BACKGROUND AND SUMMARY OF THE 
INVENTION 
Imaging technology is the science of converting an image 
to a signal indicative thereof. Imaging systems have broad 
applications in many fields, including commercial, con- 
sumer, industrial, medical, defense and scientific markets. 
The original image sensors included an array of photo- 
sensitive elements in series with switching elements. Each 
photosensitive element received an image of a portion of the 
scene being imaged. That portion is called a picture element 
or pixel. The image obtaining elements produce an electrical 
signal indicative of the image plus a noise component. 
Various techniques have been used in the art to minimize the 
noise, to thereby produce an output signal that closely 
follows the image. 
Size minimization is also important. The development of 
the solid state charge coupled device (“CCD’) in the early 
1970’s led to more compact image systems. CCDs use a 
process of repeated lateral transfer of charge in an MOS 
electrode-based analog shift register. Photo-generated signal 
electrons are read after they are shifted into appropriate 
positions. However, the shifting process requires high fidel- 
ity and low loss. A specialized semiconductor fabrication 
process was used to obtain these characteristics. 
CCDs are mostly capacitive devices and hence dissipate 
very little power. The major power dissipation in a CCD 
system is from the support electronics. One reason for this 
problem is because of the realities of forming a CCD system. 
The specialized semiconductor fabrication process 
alluded to above is not generally CMOS compatible. Hence, 
the support circuitry for such a CCD has been formed using 
control electronics which were not generally CMOS com- 
patible. The control electronics have dissipated an inordinate 
percentage of the power in such imaging devices. For 
example, CCD-based camcorder imaging systems typically 
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operate for an hour on an 1800 mA-hr 6 V NiCad recharge- 
able battery, corresponding to 10.8 W of power consump- 
tion. Approximately 8 watts of this is dissipated in the 
imaging system. The rest is used by the tape recording 
system, display, and autofocus servos. 
Space-based imaging systems often have similar prob- 
lems. The space based systems operate at lower pixel rates, 
but with a lower degree of integration, and typically dissi- 
pate 20 watts or more. 
The CCD has many characteristics which cause it to act 
like a chip-sized MOS capacitor. The large capacitance of 
the MOS device, for example, requires large clock swings, 
Av, of the order of 5-15 V to achieve high charge transfer 
efficiency. The clock drive electronics dissipation is propor- 
tional to CAV’f, and hence becomes large. In addition, the 
need for various CCD clocking voltages (e.g. 7 or more 
different voltage levels) leads to numerous power supplies 
with their attendant inefficiencies in conversion. 
Signal chain electronics that perform correlated double 
sampling (“CDS”) for noise reduction and amplification, 
and especially analog to digital converters (ADC), also 
dissipate significant power. 
The inventors also noted other inefficiencies in imaging 
systems. These inefficiencies included fill factor inefficien- 
cies, fixed pattern noise, clock pick up, temporal noise and 
large pixel size. 
Active pixel sensors, such as described in U.S. Pat. No. 
5,471,5 15, the disclosure of which is incorporated by ref- 
erence herein, use special techniques to integrate both the 
photodetector and the readout amplifier into the pixel area or 
adjacent the pixel area. This allows the signal indicative of 
the pixel to be read out directly. These techniques have 
enabled use of a logic family whose fabrication processes 
are compatible with CMOS. This has enabled the controlling 
circuitry to be made from CMOS or some other low power- 
dissipating logic family. 
The inventors of the present invention have recognized 
techniques and special efficiencies that are obtained by 
specialized support electronics that are integrated onto the 
same substrate as the photosensitive element. Aspects of the 
present invention include integration, timing, control elec- 
tronics, signal chain electronics, A/D conversion, and other 
important control systems integrated on the same substrate 
as the photosensitive element. 
It is hence an object of the present invention to provide for 
the integration of an entire imaging system on a chip. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 shows a basic block diagram of a CMOS active 
FIG. 2 shows a graph of typical APS quantum efficiency; 
FIG. 3 shows the block diagram of the overall chip 
FIGS. 4A and 4B show the timing diagrams for photogate 
FIG. 5 shows a schematic of the active pixel sensor unit 
FIG. 6 shows a timing diagram for setup and readout; 
FIG. 7 shows a drawing of an actual layout of the pixel 
FIG. 8 shows a block diagram of a CMOS APS chip; and 
FIG. 9 shows an exemplary pixel layout. 
pixel circuit; 
including drivers and controlling structures; 
operation and photodiode operation, respectively; 
cell and readout circuitry; 
and control circuitry; 
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DESCRIPTION OF THE PREFERRED The sampling average power dissipation P, corresponds 
EMBODIMENTS to: 
P,=n I V d 
An active pixel sensor is herewith described with refer- 
ence to FIGS. 1-4. 
A block diagram of a CMOS active pixel circuit is shown 
in FIG. 1. The device has a pixel circuit 150, and a column 
circuit 155. is obtained. 
Incident photons pass through the photogate (“PG”) 100 i o  
in the pixel circuit 150 and generate electrons which are 
integrated and stored under PG 100. A number of the pixel 
rows is selected for readout by enabling the row selection 
transistor 102 (“RS”). 
In the preferred embodiment, the floating diffusion output 
node 104 C‘FD’) is first reset by Pulsing reset transistor 
where n is number of columns, I is the load transistor bias, 
v is the SUPPlY voltage, and d is the duty cycle. using 
n=512, V=5V and d=lO%, a value for Ps of 2.5 mW 
mA Or more is needed to drive the 
horizontal bus lines at the video scan rate. The power, 
dissipated is typically 5 mW. 
similar to that for interline CCDs. A typical response curve 
15 is shown in FIG. 2. The inventors noticed from this that the 
quantum efficiency reflects significant responsivity in the 
“dead” part of the pixel; the part containing the readout 
circuitry rather than the photogate collector. The responsive- 
A load current Of 
circuits are arranged in each row of the circuit, one of the Quantum efficiency measured in this APS is 
(“RST”) 106. The resultant voltage on FD 104 is read out 
from the pixel circuitry Onto the 
Source follower 110 within the Pixel. The voltage on the 
ness was measured by intra-pixel laser spot scanning, 
The inventors postulate the following reason. The tran- 
sistor gate and channel absorb photons with short absorption 
bus 112 is Onto a first capacitor lengths (i.e. blue/green). However, longer wavelength pho- 
bus 112 using the 20 
by pulsing transistor SHR 116. This initial charge is used as tons penetrate these regions, The subsequently- 
the baseline. generated carriers diffuse laterally and are subsequently 
PG 100 low. The voltage on FD 104 drops in ProPortion to Thus, despite a fill factor of 25%-30%, the CMOS APS 
the number of photoelectrons and the capacitance of FD. achieves quantum efficiencies that peak between 30%-35% 
The new On the bus 112 is Onto a in the red and near infrared. Microlenses are preferably 
second Pulsing SHR 120. The difference added to refract photoelectrons from the dead part to a live 
between the voltages on first capacitor 114 and second 30 part and hence improve quantum efficiency, 
capacitor 118 is therefore indicative of the number of An important feature of the system described herein is the 
photoelectrons that were allowed to enter the floating dif- integration of on-chip timing and control circuits within the 
same substrate that houses the pixel array and the signal fusion. 
The capacitors 114, 118 are Preferably 1-4 PfcaPacitors. chain electronics. A block diagram of the chip architecture 
All pixels on a selected row are processed simultaneously 35 is shown in FIG. 3. 
and sampled onto capacitor at the bottom of their respective The analog outputs vspout (signal) and vRpout (reset) 
CO~UmnS. The Column-Parallel sampling Process typically are as described above. The digital outputs include FRAME 
takes 1-10 Psec, and Preferably Occurs during the so-called and READ. Most of the inputs to the chip are asynchronous 
horizontal blanking interval of a video image. digital signals, as described herein. 
The chip includes a pixel array 300, which is driven by 
The signal charge is then transferred to FD 104 by pulsing 25 collected by the photogate. 
Each column is successively selected for read-out by 40 
turning on Column Selection p-channel transistors (“cs”) on-chip electronics, Timing and control circuit 302 drives 
drive the and reset The control circuits can command read-out of any area of 
interest within the array, Row decoder 312 controls row 
130. The p-channel source-followers 122,124 in the column row electronics 310, and column electronics 320, 
(RST) bus lines. These lines are loaded by p-channel load 
transistors which can be sent directly to a pad for off-chip 45 drivers 314 which can select a certain row for readout, A 
specific row is selected by entry of a row value 316 which drive, or can be buffered. 
is output from timing and control 302. Row value 316 is 
dmve-described C0rrelated double sampling C‘CDS”) stored in latch 318 which drives counter 319. Counter 319 
between the Pixel output Just after reset, before and after 50 can allow selection of subsequent rows that follow the 
Signal charge transfer to FD as de~r ibed  above. The CDS current row. Similarly, columns can be selected and accessed 
suppresses kTc noise from Pixel reset, suppresses Ufnoise by latches 322, counter 324, decoder 326 and column signal 
from the in-pixel source follower, and suppresses fixed conditioning 328, 
pattern noise (FPN) originating from pixel-to-pixel variation and 
55 stop at any value that has been loaded into the chip via the in source follower threshold voltage. 
The inventors found, however, that kTc noise may be 8-bit data bus 330. Therefore, as described above, selection 
reintroduced by sampling the signal Onto the capacitors 114, of a row commands pixels in that row to be transferred to the 
118 at the bottom of the COlUmn. Typical output noise appropriate row decoding elements, e.g., capacitors. Prefer- 
measured in C%fOS APS arrays is ofthe Order of 140-170 ably there is one capacitor associated with each column. 
PVie-, corresponding to noise of the Order of 13-25 e k -  60 This provides for the sequential readout of rows using the 
trons r.m.s. This is similar to noise obtained in most com- column, The capacitors are preferably included within the 
mercial CCDs, through scientific CCDs have been reported column signal conditioner 328. Column decoders 326 also 
with read noise in the 3-5 electrons rms. allow selection of only a certain column to be read. There are 
Typical biasing for each column’s source-follower is 10 two parts of each column selection: where to start reading, 
PA. This permits charging of the sampling capacitors in the 65 and where to stop reading. Preferably the operation is carried 
allotted time. The source-followers can then be turned off by out using counters and registers. A binary up-counter within 
cutting the voltage on each load transistor. the decoder 326 is preset to the start value. A preset number 
Noise in the Sensor is Preferably suppressed by the 
Each of the decoder counters can be preset to 
US 7,369,166 B2 
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of rows is used by loading the 2’s compliment. The up 
counter then counts up until an overflow. 
DEFAULT LOAD input line 332, Activation of this line 
forces all counters to a readout window of 128x128. 
accumulates above that level to pass to sink 532. Hence, the 
charge cannot overflow in an undesired way. This suppresses 
The depicted photogate system is driven according to the 
5 readout sequence shown in FIG. 6. A row is selected by 
activating row selecting transistor 514. The cycle begins by 
An alternate loading command is provided using the the effect. 
A programmable integration time is set by adjusting the 
between the end Of One frame and the beginning Of the 
sampling the signal present on each column pixel in that 
row. Sampling is initiated by biasing transistor 526 to place 
next. This parameter is set by loading a 32-bit latch via the 
input data bus 330. A 32-bit counter operates from one- 
fourth the clock input frequency and is Preset at each frame 
from the latch. The Counter can hence Provide Vary large 
integration delays. The input clock Can be frequency UP 
to about 10 MHZ. The pixel readout rate is tied to one-fourth 
the clock rate. Thus, frame rate is determined by the clock 15 
frequency, the window settings, and the delay integration 
time. The integration time is therefore equal to the delay 
time and the readout time for a 2.5 MHZ The 
maximum delay time is 232/2.5 MHZ, or around 28 minutes. 
These values therefore easily allow obtaining a 30 Hz frame. 20 
tion to generate the sequences for accessing the rows. The 
sequences must occur in a specified order. However, differ- 
ent sequences are used for different modes of operation. The 
tion and the photogate mode of operation. The timing 
diagrams for the two gates are respectively shown in FIGS. 
4a and 4b. FIG. 4a shows an operation to operate in the 
photogate mode and FIG. 4b shows operating in the photo- 
diode mode. These different timing diagrams show that 30 
is done as follows. Column fixed pattern noise is based on 
differences in source follower thresholds between the dif- where vpds is the voltage on the Photodiode With the signal 
ferent transistors. For example, if the base bias on a tran- charge Present and vtcOzs is the threshold voltage of the 
sistor is V1, the output is V1 plus the threshold. 
conditioning circuitry contains a The inventors have found experimentally that the peak- 
sion stage that reduces FPN to below 0.2% sat with a random milliVOltS. This, however, is a source of column to column 
distribution, since the APS is formed of a logic family that fixed pattern noise. The inventors herein suggest a double 
is compatible with CMOS, e,g,, NMOS, the circuitry can be 40 delta sampling technique to eliminate this column to column 
formed of CMOS, This allows power dissipation in the noise. The present approach represents an improved version 
timing and control digital circuitry to be minimized and to of the previously-described double delta sampling circuitry. 
scale with clock rate. The operation proceeds as follows. A column is first 
selected. After a settling time equivalent to half of the An active pixel sensor includes both a photodetector and 
45 column selection period, a special double delta sampling the readout amplifier integrated within the same substrate as technique is performed to remove the column fixed pattern the light collecting device, e.g., the photodiode. The readout noise. Therefore, the varying thresholds on the different amplifier is preferably within andor associated with a pixel. transistors cause varying outputs. According to this aspect, 
A first embodiment Of the present invention is a 128x128 the threshold outputs of these transistors are equalized using 
the from each column pixel in the row onto the 
holding capacitor 510, 
After the current pixel value has been transferred to the 
capacitor 510, the pixel in the row is reset by biasing reset 
transistor to a low level, to photodiode 502 to the preset 
voltage sink 532, 
Correlated double sampling is effected by sampling the 
reset value, as a reset level, onto the holding capacitor 512. 
This is done by activating the reset transistor 516, 
The voltage value of the reset branch of the column circuit 
is given by 
The timing and control circuit controls the phase genera- VcoLR-B{w&3- V e J -  V&t 
Where a is the gain of the pixel source follower 508, fl is the 
gain of the column source follower 526, and Vpdr is the 
voltage on the photodiode after reset, V,,, is the threshold 
and Vtcozr is the threshold voltage of the column source 
follower p-channel transistor, 
Using similar reasoning, the output voltage of the signal 
branch of the column circuit is 
V C O l - ~ 4 { ~ ( v , , -  V*& Vtco&t 
system is between the photodiode mode Of Opera- 25 voltage of the pixel follower and transistor, 
different column operations are possible. Conceptually this 
35 column source-follower p-channel transistor. 
ne column 
double-delta sampling fixed pattern noise (“FPN’) suppres- to-peak variation v t ~ ~ ~ r -  vtcozs is %’icaly between and 2o 
photodiode type active pixel that On 50 a capacitor to equalize the charge. The capacitor is applied 
with the charge before and after the voltage change, There- 
fore, the output of the capacitor represents the difference 
between before and after, and the fixed pattern noise corn- 
analog outputs which are used to run the chip. ponent drops out of the equation. 
This system uses a DDS switch 520 and first and second 
incident Photons under Photogate 504. The Photons are column select switches 522, 524 to short across the respec- 
integrated as electrons within the photogate well. The output tive capacitors, All three switches are turned on to short 
is buffered by follower 508. across the two sample and hold capacitors 510. This clamp 
The rows are arranged into an array. A particular row is operation is shown in line 8 of FIG. 6. 
selected by the row transistor 514. This allows the informa- 60 Prior to the DDS operation, the reset and signal column 
tion from within the selected pixel 500 to be passed to the components, Vcol-R and Vcol-S include their signal values 
column decoder circuitry. Reset transistor 530 is connected plus a source follower voltage threshold component from the 
to a sink 532. Reset transistor is biased to a low potential appropriate source follower. The object of the special fol- 
level to allow all charge to bleed to sink 532, and hence hold lowing circuit of the present invention is to remove that 
the stored charge in reset. The system is removed from reset 65 source follower threshold component. The operation pro- 
by biasing the gate to a level as shown. This level is less than ceeds as follows. Prior to the beginning of some operation, 
a highest possible potential to thereby allow charge which the capacitors are precharged through clamp transistors to a 
chip timing, control and signal train electronics. A more 
drawing of the chip is shown in 5. Asynchro- 
nous digita1 are converted by this to vs and VR 
Pixel portion 500 includes a photodiode 502 which stores 55 
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clamp voltage V,,. This is maintained by turning on clamp 
transistors 550 and 552 to connect the appropriate capacitors 
to the voltage V,,. The clamp operation is shown on line 8 
of FIG. 6. Immediately after the clamp is released, the DDS 
transistors 520, 522 and 524 are turned on. This has the 
effect of shorting across the capacitors 510 and 512. When 
the transistors are shorted, the voltage that is applied to the 
output drivers 554, 556 includes only the voltage threshold 
component. The differential amplification of the voltage 
render the output voltage free of the voltage threshold 
component. Mathematically, prior to clamp being deacti- 
vated the output signals are: 
VR-OUT-y( V,r V,) 
and VS_OUT-y(Vcl-V,) 
where y is the gain of the third stage source-follower, V,, is 
the clamp voltage, and V, and V, are the threshold voltages 
of the third stage source-follower n-channel transistors, reset 
and signal branch respectively. Deactivation of the clamp 
circuit and simultaneous activation of the DDS switch 
causes several changes. The voltages in the two column 
branch sampling circuits equalize becoming: 
Vcz= Vcr=a(v&3- Vtp:,u+ Vpds- V@:,u1/2 
This in turn causes a change in Vcol-S and Vcol-R to: 
VcoLR'-fi{cr(v&3- V,,,+V&3- V * J -  VC&t 
and VcOILS'-fi{cr/Vpdr- V@:,u+Vpdz- V@zx1/2- Vtcolzt 
Consequently, the voltage outputs change to: 
VR-OUT-y( V,r V c o l R  '- V c o l R -  V,) 
and VS_OUT-y( Vel- Vco1S'-  VcolLS- V,) 
We note 
VcolLS'- VcolLS=fi{cr(vpd~- V g 2 }  
and Vc0lLR'- VCOI_R=~~{C~[V,~~-  V d J 2 }  
the readout timing in such a way that the value of each pixel 
output is the difference between the current frame and the 
previous frame. The chip inputs that are required are a single 
+5 V power supply, start command, and parallel data load 
5 commands for defining integration time and windowing 
parameters. The output has two differential analog channels. 
The second embodiment uses the block diagram of the 
chip architecture shown in FIG. 8. The analog outputs of 
VS-OUT (signal) and VR-OUT (reset), and digital outputs 
i o  of FRAME and READ. The inputs to the chip are asynchro- 
nous digital signals. The chip includes addressing circuitry 
allowing readout of any area of interest within the 256x256 
array. The decoder includes counters that are preset to start 
and stop at any value that has been loaded into the chip via 
15 the 8-bit data bus. An alternate loading command is provided 
using the DEFAULT input line. Activation of this line forces 
all counters to a readout window of 256x256. 
A programmable integration time is set by adjusting the 
delay between the end of one frame and the beginning of the 
20 next. This parameter is set by loading a 32-bit latch via the 
input data bus. A32-bit counter operates from one-fourth the 
clock input frequency and is preset at each frame from the 
latch. This counter allows forming very large integration 
delays. The input clock can be any frequency up to about 
25 10-MHZ. The pixel readout rate is tied to one fourth the 
clock rate. Thus, frame rate is determined by the clock 
frequency, the window settings, and the delay integration 
time. A 30 HZ frame rate can be achieved without difficulty. 
The chip is idle when the RUN command is deactivated. 
30 This is the recommended time for setting the operating 
parameters. However, these parameters can be set at any 
time because of the asynchronous nature of operation. When 
RUN is activated, the chip begins continuous readout of 
frames based on the parameters loaded in the control reg- 
35 isters. When RUN is deactivated, the frame in progress runs 
to completion and then stops. 
The 256x256 CMOS APS uses a system having a similar 
block diagram to those described previously. The pixel unit 
cell has a photogate (PG), a source-follower input transistor, 
40 a row selection transistor and a reset transistor. A load 
transistor VLN and two output branches to store the reset 
When the outputs are differentially amplified off-chip, the 
common clamp voltage Vcl is removed, leaving only the 
difference between signal and reset. The net differential 
output voltage is given by: 
and signal levels are located at the bottom of each column 
of pixels. Each branch has a sample and hold capacitor (CS 
or CR) with a sampling switch (SHS or SHR) and a 
45 source-follower with a column-selection switch (COL). The 
reset and signal levels are read out differentially, allowing 
correlated double sampling to suppress lif noise and fixed 
FIG. 7 shows the layout of the pixel for 128x128 array pattern noise (not kTC noise) from the pixel. 
size device. This system formed a 19.2 micron pixel size A double delta sampling (DDS) circuit shorts the sampled 
using 1.2 pn n-well CMOS. The maximum clock rate is 10 50 signals during the readout cycle reducing column fixed 
MHZ, the maximum pixel rate is 2.5 MHZ and maximum pattern noise. These readout circuits are common to an entire 
integration delay is 1 . 6 ~ 1 0 ~  clock periods. column of pixels. The load transistors of the second set of 
A second embodiment uses similar design techniques to source followers (VLP) and the subsequent clamp circuits 
produce a 256x256 array size. This embodiment also uses a and output source followers are common to the entire array. 
pixel with a photogate imaging element along with four 55 After a row has been selected, each pixel is reset (RESET) 
transistors to perform the functions of readout, selection, and and the reset value is sampled (SHR) onto the holding 
reset. Readout is preferably achieved using a column parallel capacitor CR. Next, the charge under each photogate in the 
architecture which is multiplexed one row at a time and then row is transferred to the floating diffusion (FD). This is 
one column at a time through an on-chip amplifieribuffer. An followed by sampling this level (SHS) onto holding capaci- 
important part of this embodiment, like the first embodi- 60 tor CS. These signals are then placed on the output data bus 
ment, is the use of a chip common logic elements to control by the column select circuitry. In the Photodiode mode this 
row and address decoders and delay counters. process, is reversed; first the charge under the photogate is 
This embodiment allows use in three modes of operation: read out and then the reset level is sampled. This non- 
Photogate mode, photodiode mode and differencing mode. correlated double sampling mode would be primarily used 
The photogate mode is the standard mode for this chip. The 65 with a photodiode, Le., non active pixel sensor, pixel. 
photodiode mode alters the readout timing to be similar to In the differencing mode, the capacitors CS and CR are 
that for photodiode operation. The differencing mode alters used to store the signal from the previous frame and the 
VR-OUT-VS_OUT=crfiy (V,,-Vpd3=Vc,,,) 
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current frame. This is achieved by altering the timing in the 
following way: Rather than starting with a reset operation, 
the signal on the floating diffusion is read out to one of the 
sample and hold capacitors. This represents the previous 
pixel value. The reset is then performed followed by a 5 
normal read operation. This value is then stored on the other 
sample and hold capacitor. The difference between these two 
signals is now the frame to frame difference. 
A simplified expression for the output of the reset branch 
of the column circuit is given by: 
75,000 electrons. This can be increased by operating at a 
larger supply voltage, gaining about 47,000 e- per supply 
volt. 
Dark current was measured at less than 500 pA/cm2. 
Conversion gain @Vie-) was obtained per pixel by plot- 
ting the variance in pixel output as a function of mean signal 
for flat field exposure. The fixed pattern noise arising from 
dispersion in conversion gain was under 1%-similar to the 
value found in CCDs and consistent with the well-controlled 
The quantum efficiency of the detector was measured 
using a CVI ?A m monochromator and a tungstedhalogen 
light source, calibrated using a photodiode traceable to NIST 
standards. 
i o  gain of a source-follower buffer. 
VcolR-fi{cr(Vr- V*J- Vtcolrt 
where a is the gain of the pixel source-follower, fl is the gain 
of the column source-follower, Vr is the voltage on the 
floating diffusion after reset, V,,, is the thresho1d;oltage of l5 
the pixel source-follower n-channel transistor, and Vtcozr is 
the threshold voltage of the column source-follower p-chan- 
ne1 transistor. Similarly, the output voltage of the signal 
branch of the column circuit is given by: 
20 
V c o l - ~ - f i { ~ / V S V * J -  Kcol,l 
where V, is the voltage on the floating diffusion with the 
signal charge present and Vtcozs is the threshold voltage of 
the column source-follower p-channel transistor. Experi- i, 
mentally, the peak to peak variation in Vtcozr-Vtcozs is 
typically 10-20 mV. It is desirable to remove this source of 
column-to-column fixed pattern noise FPN. JPL has previ- 
ously developed a double delta sampling (DDS) technique to 
eliminate the column-to-column FPN. This approach repre- 3o 
sented an improved version of the DDS circuitry. 
Sequential readout of each column is as follows. First a 
column is selected. After a settling time equivalent to 
one-half the column selection period, the DDS is performed 
to remove column fixed pattern noise. In this operation, a 35 
DDS switch and two column selection switches on either 
What is claimed is: 
1. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion including an array of 
photoreceptors arranged in rows and columns; 
a charge storage element, associated with each said col- 
umn; 
said control portion including a signal controlling device, 
controlling said photoreceptors to output their signals, 
and a timing circuit integrated within the same sub- 
strate that houses the array of photoreceptors, control- 
ling a timing of operation of said array of photorecep- 
tors; 
said control portion including common logic elements to 
control all pixels on a selected row to sample said all 
pixels onto said charge storage elements substantially 
simultaneously. 
2. A device as in claim 1, wherein said logic elements 
side are used to short the two sample and hold capacitors cs control said pixels to first sample a reset levelbf each said 
outputs ~ c o l - R  and vcoL-s) contain their respective storage elements to produce information indicating a corre- 
ponent, The DDS switch is activated immediately after 3. A device as in claim 1, wherein said control portion 
CLAMP is turned off, The result is a difference voltage includes a plurality of column selection p-channel transis- 
coupled to the output drivers (VR-OUT and Vs-OuT) that tors, respectively associated with each column, said transis- 
tors being turned on to sample a column. is free of the voltage threshold component. 
a similar pixel cell to that shown in FIG, 4. A device as in claim 1, wherein there is one of said 
5, FIG, 9 shows the layout of the pixel cell, PG and RESET 45 charge storage elements associated with each of said col- 
are routed horizontally in polysilicon while the pixel output umns. 
is routed vertically in metall. Metal2 was routed within the 5. A device as in claim 1, wherein there are two of said 
pixel for row selection, Meta12 was also used as a light charge storage elements associated with each of said col- 
shield and covers most of the active area outside of the pixel 5o umns. 
array. The designed fill factor of the pixel is approximately 6. A camera device as in claim 1, wherein said array of 
21%. photoreceptors includes an active pixel sensor, where each 
According to another feature, a logo can be formed on the element of the array includes both a PhotorecePtor and a 
acquired image by using a light blocking metal light shield, readout amplifier integrated within the same substrate as the 
The light shield is formed to cover certain pixels in the shape 55 PhotorecePtor. 
of the logo to be applied. This blocks out those underlying 7. A camera device as in claim 6, wherein said readout 
pixels in the array, thereby forming a logo in the shape of the amplifier is Preferably within and/or associated with one 
blocked pixels. element of the array. 
The output saturation level ofthe sensor is 800 mv when 8. A camera device as in claim 6, wherein said photore- 
operated from a 5 V supply. Saturation is determined by the 6o ceptors are photodiodes. 
difference between the reset level on the floating diffusion 9. A camera device as in claim 6, wherein said photore- 
node (e.g. 3 V) and the minimum voltage allowed on the 
pixel source follower gate (e.g. threshold voltage of approx. 
and CR, Prior to the DDS operation the reset and signal 
signal values plus a Source follower voltage threshold corn- 4o lated 
row, and then to a charged level Of said charge 
indicative Of a difference therebetween. 
n i S  
ceptors are photogates. 
0.8 volts). This corresponds to a full well of approximately * * * * *  
